Name: simple_reg_model
Owner: Juniper Networks
Description: System verilog register model for uvm testbenches.
Created: 2017-08-03 14:35:48.0
Updated: 2017-12-28 16:19:44.0
Pushed: 2018-03-05 04:18:25.0
Homepage: null
Size: 14042
Language: Perl
GitHub Committers
User | Most Recent Commit | # Commits |
---|
Other Committers
User | Most Recent Commit | # Commits |
---|
Simple Register Model (srm) are system verilog classes that help to develop register model (aka regstore, register abstraction layer) for uvm testbenches.
It is open sourced and available under MIT license.
It is designed to be used in uvm testbenches instead of the uvm_reg package that is shipped with uvm distribution.
The intended users of the package are design verificatipn (DV) engineers involved in developing uvm testbneches and writing uvm sequences for verifying the design.
Easiest way to get started with srm is to download the tar file from the release area and follow the instructions.
Download tar file from release area. Say the name of file is svm-1.0.tar.gz
Unpack the tar file in the install directory.
install_dir>
xvfz svm-1.0.tar.gz
Setup the environment variable SRM_HOME to point to the install directory.
For example in Bash shell.
xport SRM_HOME=<install_dir>/srm-1.0
You must compile the file $SRM_HOME/src/srm.sv first. You will need to specify the location of $SRM_HOME/src as a include directory in your
compilation command line using the +incdir+ command-line option.
You can then make the SRM library accessible to your SystemVerilog code by importing the package 'srm_pkg' in the appropriate scope.
Examples for different simulator can be found in the installation directory $SRM_HOME/examples/
A example uvm testbench can be downloaded from here.
Srm docuementation can be found here.